Skip to main content
VulnerabilityPublished Updated

CVE-2026-53051: Linux kernel · PCI: tegra194: Fix CBB timeout caused by DBI access before core power-on

Source GCVE Database

0

Not known to be exploited · CVSS 5.5 Medium.

Data as of 26 Oct 2026, 14:05 UTC

CVSS 3.1 base score
5.5Medium
How severe the flaw is on the 0–10 CVSS scale.
EPSS
0.1% chance of exploitation in 30 days – higher than 5% of CVEsExploit Prediction Scoring System: the likelihood attackers will use this flaw soon.
CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:N/I:N/A:H

Exploitation evidence

  1. Disclosed: evidence found.

    CVE published 24 Jun 2026

  2. Detectable: no evidence on record.

    No public nuclei template indexed

  3. Weaponised: no evidence on record.

    No public exploit code indexed in Metasploit or Exploit-DB

  4. Exploited in the wild: no evidence on record.

    Not in CISA KEV and no source reports exploitation

  5. Observed by OffSeq Mirage: no evidence on record.

    No attack traffic recorded by OffSeq Mirage sensors

A missing step is not evidence of safety. Sources: cve.org (opens in a new tab), the Metasploit, Exploit-DB and nuclei-templates index as of 26 Oct 2026.

What to do

AI-suggested

A fix is available that reorders the function calls to ensure the controller core is powered on before accessing DBI registers, preventing the CBB timeout. Users should apply the updated Linux kernel patches that include this fix. Since this is a kernel-level issue, upgrading to a patched kernel version is the recommended remediation. No additional mitigations are specified.

Description

A vulnerability in the Linux kernel's PCI subsystem for the tegra194 platform caused a Control Backbone (CBB) timeout due to accessing DBI registers before the controller core was powered on. This issue occurs when PERST# is deasserted twice, leading to a timeout at a specific DBI register offset (0x8bc). The root cause was the premature calling of pci_epc_deinit_notify() and dw_pcie_ep_cleanup() before powering on the controller core. The fix involves reordering these calls to occur after the core is powered on, preventing the timeout.

References

Community reviews

Loading reviews…