Threats Tagged 'ghsa-3rjw-m598-pq24'
View all threats tagged with 'ghsa-3rjw-m598-pq24'. Filter and sort to focus on specific types of threats.
Stop chasing alerts. Route them.
Start free, then upgrade once to turn Radar into an automated delivery engine for your security stack.
Custom feeds / Automations: email, Slack, webhooks, SIEM/MISP / API access (baseline limits)
API access activates after upgrading in Console -> Billing.
Check if your credentials are on the dark web
Instant breach scanning across billions of leaked records. Free tier available.
Filter Threats
Narrow down the results by type, severity, or affected countries
Threats Tagged 'ghsa-3rjw-m598-pq24'
Click on any threat for detailed analysis and mitigation recommendations
GHSA-3rjw-m598-pq24: Cmov/CmovEq on aarch64 can produce wrong results if high-bits of registers are setCVE-2026-50185 0 The aarch64 implementations of the Rust crate 'cmov' for the functions Cmov and CmovEq incorrectly handle high bits of registers when loading values smaller than the register size. This causes conditional move operations to produce incorrect results if the high bits are set, due to assumptions about zero-extension that do not hold. The issue affects versions >=0.1.1 and <0.5.4 of the cmov crate. Proof-of-concept tests demonstrate that conditions truncated to smaller types still retain high bits in registers, causing wrong conditional selections. The bug is specific to aarch64 architecture and arises from inline assembly behavior. No known exploits are reported, and the impact depends on how the affected functions are used in calling code. Join the discussion | GCVE Database | 07/02/2026, 17:18:11 UTC Added: 07/02/2026, 22:57:09 UTC |
Showing 1 to 1 of 1 result